Verilog HDL synthesis : a practical primer

By: Bhasker, JMaterial type: TextTextPublication details: Hyderabad: BS Publications, 2016Description: xx, 215 pISBN: 9788178000114Subject(s): Computer architectureDDC classification: 621.392 BHA
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Shelving location Call number Materials specified Status Date due Barcode
Engineering Books Presidency University Library
Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 43177
Engineering Books Presidency University Library
Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 43178
Engineering Books Presidency University Library
Non-Fiction Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 35564
Engineering Books Presidency University Library
Non-Fiction Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 35565
Engineering Books Presidency University Library
Non-Fiction Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 35566
Engineering Books Presidency University Library
Non-Fiction Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 35567
Engineering Books Presidency University Library
Non-Fiction Computer Science Engineering 621.392 BHA (Browse shelf(Opens below)) Available 35568

There are no comments on this title.

to post a comment.

© Copyright 2017 by Presidency University. All Rights Reserved.